

**OFFSET TRIM CIRCUIT AND METHOD FOR A CONSTANT-
TRANSCONDUCTANCE RAIL-TO-RAIL CMOS INPUT CIRCUIT**

5 **Field of the Invention**

The present invention is related to offset trimming, and, in particular, to a system and method for a rail-to-rail CMOS input circuit with constant transconductance and offset trimming.

10 **Background of the Invention**

Rail-to-rail input stages are important for low-supply voltage systems which are used in many system applications. A well-known problem of rail-to-rail input stages is offset glitch. Most rail-to-rail input stages include a p-type differential pair and an n-type differential pair. For this configuration, the p-type differential pair is active only for low input common mode voltages, and the n-type differential pair is only active for high input common mode voltages. However, the input offset voltage must make a transition between the offset of the p-type differential pair to the n-type differential pair when the input common mode voltage increases from low to high values. The transition often causes rail-to-rail MOS operational amplifiers to have a poor common mode rejection ratio (CMRR).

Brief Description of the Drawings

Non-limiting and non-exhaustive embodiments of the present invention as described with reference to the following drawings.

25 FIG. 1 illustrates a block diagram of a circuit; and

FIG. 2 shows a schematic diagram of an input circuit that is arranged in accordance with aspects of the present invention.

Detailed Description of a Preferred Embodiment

30 Various embodiments of the present invention will be described in detail with reference to the drawings, where like reference numerals represent like parts and

assemblies throughout the several views. Reference to various embodiments does not limit the scope of the invention, which is limited only by the scope of the claims attached hereto. Additionally, any examples set forth in this specification are not intended to be limiting and merely set forth some of the many possible embodiments for the claimed invention.

Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meanings identified below are not intended to limit the terms, but merely provide illustrative examples for the terms. The meaning of "a," "an," and "the" includes plural reference, the meaning of "in" includes "in" and "on." The term "connected" means a direct electrical connection between the items connected, without any intermediate devices. The term "coupled" means either a direct electrical connection between the items connected, or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term "signal" means at least one current, voltage, charge, temperature, data, or other signal.

Briefly stated, the invention is related to a constant-transconductance rail-to-rail CMOS input circuit with offset trim. PMOS and NMOS differential trim stages are scaled versions of PMOS and NMOS input stages respectively. The differential trim stages are configured to adjust the offset of the differential output current with accuracy over temperature. A first current mirror circuit is configured to receive a fraction of a bias current (βI), where β is related to the input common mode voltage. A second current mirror circuit is configured to receive another fraction of the bias current ($(1-\beta)I$). The first current mirror circuit is configured to provide current βI to the PMOS input stage, and a scaled-down version of current βI to the PMOS differential trim stage. The second current mirror circuit is configured to provide current $(1-\beta)I$ to the NMOS input stage, and a scaled-down version of current $(1-\beta)I$ to the differential PMOS trim stage.

FIG. 1 illustrates a block diagram of a circuit (100) that includes input circuit 102 and summer circuit 104. Input circuit 102 is a CMOS input circuit that is configured for rail-to-rail operation. Input circuit 102 is arranged to trim the offset with accuracy

over temperature, and further arranged to have a relatively constant transconductance over a range of input common mode voltage. Input circuit 102 is configured to receive a differential input signal ($V_{in}=inP-inM$), a differential PMOS trim signal ($V_{trim,p}=PtrimP-PtrimM$), and a differential NMOS trim signal ($V_{trim,n}=NtrimP-NtrimM$). Input circuit 102 is further configured to provide a PMOS differential output current ($out_high_P-out_high_M$) and an NMOS differential output current ($out_low_P-out_low_M$) in response to the differential input signal.

Summer circuit 104 is configured to provide a differential output current ($I_{out}=I_P-I_M$) in response to the PMOS differential output current and the NMOS differential output current. The differential output current is the sum of the PMOS differential output current and the NMOS differential output current. An exemplary summer circuit 104 could include a folded cascode circuit.

FIG. 2 is an illustration of a schematic diagram of an input circuit (102).

Transistors M1 and M2 are PMOS devices that are arranged to operate as a differential pair that receives tail current I_1 . Transistors M1 and M2 are driven by the differential input signal (in_P-in_M). Transistors M11 and M12 are scaled versions (e.g., scaled by a factor α) of transistors M1 and M2 that receive tail current I_2 . Transistors M11 and M12 are configured to receive the differential PMOS trim signal ($P_{trimP}-P_{trimM}$) on the gates of transistors M11 and M12. Transistors M1 and M2 are arranged to operate as a PMOS input stage. Transistors M11 and M12 are configured to operate as a PMOS trim stage.

Transistors M3 and M4 are NMOS devices that are configured to operate as a differential pair that receives tail current I_3 . Transistors M13 and M14 are scaled versions (e.g., scaled by a factor α) of transistors M3 and M4 that receive tail current I_4 . Transistors M13 and M14 are configured to receive the differential NMOS trim signal (N_{trimP} - N_{trimM}) on the gates of transistors M13 and M14. Transistors M3 and M4 are arranged to operate as an NMOS input stage. Transistors M13 and M14 are configured to operate as an NMOS trim stage.

The input common mode voltage is detected on the sources of transistors M1 and M2. The input common mode voltage is also detected on the gate of transistor M8.

Transistor M19 is configured to operate as a bias current source that provides a bias current (I_5) to the source of transistors M7 and M8. Transistors M7 and M8 are arranged

the invention also resides in the claims hereinafter appended and legal equivalents. Any element in a claim that does not explicitly use the phrase "means for" or "step for" is not to be interpreted as a "means" or "step" clause as specified in 35 U.S.C. § 112, paragraph 6.